Press Release

Toshiba Adopts Apache’s RedHawk-SDL for SoC Power Closure

MOUNTAIN VIEW, Calif. – September 9, 2004 – Apache Design Solutions, the technology leader in physical power integrity solutions for system-on-chip (SoC) designs, today announced that Toshiba, including its U.S. design sites, has adopted Apache’s full-chip dynamic power integrity solution to their SoC power closure flow. After extensive evaluation and accuracy correlation, Toshiba selected RedHawk-SDL for its capability to deliver cell-based, vectorless Dynamic Voltage Drop (DvD) including decoupling capacitance analysis and impact to timing verification.

“Apache offers an accurate and mature dynamic power integrity solution critical for the emerging verification challenges of 90nm designs. RedHawk-SDL provides us with the ability to analyze dynamic supply noise, including package effects prior to tapeout,” said Tamotsu Hiwatashi, senior manager of planning department, System LSI Design Department, System LSI Division 1 of Toshiba Semiconductor Company. “By adding RedHawk in our signoff flow, we expect to ensure silicon success while reducing production costs through improved yields.”

“We are seeing accelerated adoptions of our dynamic power solution from major customers to analyze dynamic switching noise and its impacts on chip timing and manufacturing yield,” stated Andrew Yang, CEO of Apache. “The adoption of our physical power flow by a leading semiconductor company such as Toshiba demonstrates that our solution is meeting the critical power integrity requirements for nanometer designs.”

About RedHawk-SDL

Apache’s flagship RedHawk-SDL is a full-chip Vectorless Dynamic™ physical power integrity solution that fills the critical missing link for physical power flows in 130nm, 90nm, and 65nm SoC designs. Certified by TSMC’s 5.0 Reference Flow and correlated with silicon measurements and SPICE, RedHawk-SDL delivers the most accurate power integrity solution on the market. It addresses dynamic power issues such as simultaneous switching outputs (SSO) for core, memory, clock, and I/O, as well as the effects of on-chip inductance, package RLC , and decoupling capacitance.

RedHawk-SDL delivers cell-based capacity with transistor-level accuracy and is the cornerstone of Apache’s physical power integrity flow. It can be used early in the design flow when physical implementation decisions are being made, and throughout the entire design process. RedHawk-SDL enables designers to examine the timing impact of dynamic voltage drop on high performance SoCs, including those utilizing advanced low-power design techniques such as leakage current control, power gating, multiple voltage domains, and multiple threshold transistors.

About Apache Design Solutions

Apache is an EDA software supplier of innovative next-generation silicon integrity platforms for low-power, high-performance system-on-a-chip (SoC) designs. By considering all sources of noise that impacts the design, such as power, signal, package / system IO, substrate, and temperature, Apache’s silicon signoff platform enables designers of leading networking, wireless, communication, consumer, and semiconductor companies to detect, fix, and prevent design weaknesses that can result in reduced yield or failed silicon. Apache’s vendor neutral platform enables designers to adopt any industry’s standard physical design flow and is certified by TSMC’s 5.0 and 6.0 Reference Flow (NYSE: TSM). Apache has direct sales and support offices worldwide with over 40 customers, including 7 of the top 10 semiconductor companies.

Apache Design Solutions, NSPICE, RedHawk, PsiWinder, and Vectorless Dynamic are trademarks of Apache Design Solutions, Inc.

Downloads Contact Us Site Map